Optimal Geometry of CMOS Voltage-Mode and Current-Mode Vertical Magnetic Hall Sensors by Heidari, Hadi et al.
n 
 
 
 
 
 
 
Heidari, H., Bonizzoni, E., Gatti, U., Maloberti, F., and Dahiya, R. 
(2015) Optimal Geometry of CMOS Voltage-Mode and Current-Mode 
Vertical Magnetic Hall Sensors. In: IEEE Sensors 2015, Busan, South 
Korea, 01-04 Nov 2015, pp. 1-4. ISBN 9781479982035 
 
There may be differences between this version and the published version. You are 
advised to consult the publisher’s version if you wish to cite from it. 
 
 
 
 
 
 
 
 
http://eprints.gla.ac.uk/108141/    
 
 
 
 
 
 
Deposited on: 15 January 2016 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Enlighten – Research publications by members of the University of Glasgow 
http://eprints.gla.ac.uk 
Optimal Geometry of CMOS Voltage-Mode and
Current-Mode Vertical Magnetic Hall Sensors
Hadi Heidari ∗†, Edoardo Bonizzoni †, Umberto Gatti †, Franco Maloberti †, Ravinder Dahiya ∗
∗Electronics and Nanoscale Engineering Research Division, University of Glasgow, G128QQ, UK
†Department of Electrical, Computer, and Biomedical Engineering, University of Pavia, Italy
{hadi.heidari, ravinder.dahiya}@glasgow.ac.uk, {edoardo.bonizzoni, franco.maloberti}@unipv.it, u.gatti@redcatdevices.it
Abstract—Four diﬀerent geometries of a vertical Hall sensor
are presented and studied in this paper. The current spinning
technique compensates for the oﬀset and the sensors, driven in
current-mode, provide a diﬀerential signal current for a possible
capacitive integration over a deﬁned time-slot. The sensors have
been fabricated using a 6-metal 0.18-μm CMOS technology and
fully experimentally tested. The optimal solution will be further
investigated for bendable electronics. Measurement results of the
four structures over the 10 available samples show for the best
geometry an oﬀset of 41.66 ± 8 μT and a current-mode sensitivity
of 9 ± 0.1 %/T. Since the ﬁgures widely change with geometry,
a proper choice secures optimal performance.
I. Introduction
Hall sensors are nowadays successfully employed in a num-
ber of applications, such as biosensors [1], contactless current
sensors [2], electronic compass [3] and ﬂexible electronics
[4]. Hall sensors, with an active area of micron and sub-
micron sizes, are fabricated from various metals (Au, Al) [5],
alloys (NiFe) [6], (FePt) [7], semiconductors (InSb) [8], (InAs)
[9], graphene [10] and carbon nanotubes [11]. Nevertheless,
theses various types of materials are not compatible with high
performance CMOS processes. Silicon-based Hall sensors are
suitable for integration and scaling in CMOS technologies,
which have the advantage of being compatible with functional
integrated circuits in the sensing system and, hence, enable
very compact and low cost systems [12].
There are several challenges faced in the design and fab-
rication of Hall sensors. The readout requirements to detect
and amplify the tiny signal at the output of the sensors always
is a big issue. Two topologies of voltage and current outputs
Hall sensors with voltage/current biasing have been presented
in the open literature, [13] [14]. The readout interface in
conventional voltage-mode architectures consists of a chain of
ampliﬁers followed by an analog-to-digital converter, directly
integrated on the same silicon surface with the Hall sensors
[15]. This circuitry is prone to noise and oﬀset and typically
consumes not negligible power. Designing an Hall sensor in
current domain with current at the output is a good choice
to reduce the complexity of the readout interface circuitry.
In current-mode Hall sensors, the output is current and not
voltage [16]. In this case, there is no variation between the
terminal potentials and for this reason the parasitic capac-
itances eﬀects are eliminated. In addition, it is possible to
use a smaller number of terminals, making easier the ultimate
miniaturization of the device. Usually, for these devices, the
diﬀerential output current is converted into voltage by means
of a transimpedance ampliﬁer (TIA) [17], [18].
Another challenge in Hall sensor structures concerns the
direction of external magnetic ﬁelds to be detected. Most of
the conventional Hall sensors are horizontal. It means that
they are able to detect an external magnetic ﬁeld applied
perpendicularly to the plane where the sensor is located.
However, there are several applications that need to detect a
magnetic ﬁeld having a direction which is parallel to the sensor
surface. In these cases, vertical Hall sensors are used, [19].
The study presented in this paper enables the chosen vertical
Hall sensor structure to be optimized in order to increase the
sensitivity and to reduce its oﬀset. Moreover, this study aims at
developing high sensitive vertical Hall sensors realized with a
conventional CMOS technology suitable for ﬂexible electronic
applications. Accordingly, the eﬀects of mechanical stress on
the sensor behaviour has been studied. Since ﬂexible elec-
tronics change performances [20], the search of the optimal
geometry of current-mode Hall sensor allows identifying the
structure for a successive investigation on a ﬂexible substrate.
The chosen shapes are the symmetric 3-contacts 4-folded
already used in the conventional voltage-mode approach [21].
In this paper, the inﬂuence of the geometry and of the
contact positions on the CMOS substrate on the sensor per-
formance are analyzed. Four diﬀerent geometries and dimen-
sions of a symmetric vertical current-mode Hall sensor are
described. The vertical sensor design and fabrication consid-
erations are presented in Sections II. Subsequently, Section III
describes the electrical and mechanical simulations, carried out
with a 3-D Finite Element method in COMSOL. Measurement
results collected from several prototypes integrated in a 0.18-
μm CMOS technology are presented in Section IV. Finally,
Section V gives a summary and future directions.
II. Vertical Hall Sensor Architecture
Fig. 1 illustrates the cross section and the top view of the
studied 3-contacts 4-folded vertical Hall sensor structure. As
mentioned, four diﬀerent realizations of this structure have
been studied. The design parameters include LC , LS , DC , DS ,
W and d, which stand for center contact length, side contact
length, distance between center and side contact, distance side
contact from border of sensor, width and distance between the
folds, respectively. The center contacts are used for biasing and
measurements purpose, whereas the side contacts connect the
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Fig. 1. The 3-contacts 4-folded vertical Hall sensor: cross section and top
view.
four folds of the device. The values of LC , LS , DC , DS , W
and d used for the four realizations (namely, Basic, Small-
Distance, Small-Width, and Deep N-well) are summarized in
Table I.
The Basic sensor is integrated as a reference shape. The
Small-Distance and Small-Width sensors are scaled version of
the Basic device, where the distance center contact from side
contact and sensor width have been modiﬁed, respectively.
In the Deep N-well sensor the n-well active region has been
replaced by a deep n-well.
The above four versions of the vertical Hall sensor have
been integrated within a single test chip and they are selectable
through a multiplexer and dedicated switches, as shown in
Fig. 2. C1 ∼ C4 are the available pads which are connected to
each sensor depending on the value of the two digital inputs,
S 1 and S 2.
III. Sensing and Bending Simulations
A three-dimensional model of the current-mode vertical
Hall device has been implemented and simulated in COMSOL
Multiphysics. For the Basic sensor, Fig. 3 shows the model
geometry and the surface electrical distribution simulated
when a magnetic ﬁeld of 5 mT and a mechanical stress of
250 MPa (imposed by four point bending setup) are applied.
The simulation uses a nominal bias current, IB, of 10 μA,
injected and sunk in and from contacts C1 and C3. The
other two contacts are biased to a ﬁxed voltage, VCM , equal
to 0.9 V. The tool allows analyzing the eﬀect of magnetic
TABLE I
Geometry parameters of the four different 4-folded 3-contacts vertical
Hall sensors.
Hall Sensor Basic Small-Distance Small-Width Deep N-well
LC[μm] 1.71 1.71 1.71 1.71
LS [μm] 2.65 2.65 2.65 2.65
DC[μm] 9 6 9 9
DS [μm] 5 5 5 5
W[μm] 7.44 7.44 6.2 11.6
d[μm] 2 2 2 2
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Fig. 2. Block diagram of the designed test-chip.
ﬁeld and mechanical stress. The matching of simulations and
experimental results on the sensors before the post-processing
necessary for bending validates the model and, indirectly,
validates simulations in presence of mechanical stress.
In order to compensate for the mismatches due to possible
masks misalignment during fabrication and mechanical stress
(e.g., non-equal distance between contacts), the sensor uses
the current spinning method. Simulations include a mismatch
in the terminal C4 of the sensor. Fig. 4 shows the simulated
average output currents (IHp and IHn) of the vertical Hall
sensor, when the applied magnetic ﬁeld is changed within
the 0 − 5 mT range and under 250-MPa stress after the four
current spinning phases. The oﬀset is zero and the maximum
diﬀerential output current (Hall current) is almost 4 nA for
a magnetic ﬁeld equal to 5 mT. These current levels can be
transformed into suitable voltages by integrating the current
signal over a given period of time. Fig. 5 draws the simulated
diﬀerential Hall currents when the bias current (Ibias) is ranging
from 10 μA to 50 μA with a step of 10 μA and the magnetic
ﬁeld ranges from 0 to 5 mT with steps of 1 mT.
The behaviour of Hall sensors under mechanical stress has
been studied. The stress modiﬁes the electrons and holes mo-
bility, as the basis for the piezoresistive eﬀect. FEM simulation
results show that the worsening is about 2.5% under a stress
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Fig. 3. Simulation of the 3-contacts 4-folded vertical Hall sensor in COMSOL
environment: surface electrical distribution and current streamline when
applying 250-MPa mechanical stress and 5-mT external magnetic ﬁled.
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Fig. 4. Simulated sensor output currents as a function of the magnetic ﬁeld
at 10 μA bias current after current spinning.
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Fig. 5. Simulated sensor diﬀerential Hall current as a function of diﬀerent
biasing currents and diﬀerent magnetic ﬁeld values.
up to 250 MPa.
IV. Measurement Results
The four 3-contacts 4-folded vertical Hall sensors have been
integrated in a single test chip, fabricated in a standard 0.18-
μm CMOS technology. Fig. 6 shows the die microphotograph
and the four sensors placement is highlighted. The chip area
is 740 × 788 μm2 including the pads. The four sensors have
been tested both in the conventional voltage-mode and in the
current-mode. With a supply voltage of 1.8 V, the total power
consumption is 720 μW.
For the voltage-mode test, each sensor is biased with a ﬁxed
current (at C1) while grounding the opposite terminal (C3), as
shown in Fig. 7(a). Across the other two terminals (C2 and C4)
we have the Hall voltage. Fig. 7(b) shows the conﬁguration
used to measure the sensor in current-mode. The same bias
current, IB, is injected and sunk in and from terminals C1 and
C3. Two oﬀ-chip low oﬀset op-amps make equal to VCM the
voltage of the other two terminals. An applied magnetic ﬁeld
produces the diﬀerential output currents, IO1 and IO2.
Table II summarizes the measured performance of the
four diﬀerent vertical Hall sensors in terms of current-mode
sensitivity (S I), voltage-mode sensitivity (S V ), residual oﬀset
(VOS ,T ), and residual magnetic equivalent oﬀset (BOS ). The
applied magnetic ﬁeld for all the measurements is 5 mT.
Results match well the simulations. Oﬀset and sensitivity
largely vary with geometry. The current and voltage-mode
MUX
Basic Small Distance
Small Width Deep N-well
Fig. 6. Die microphotograph of the four diﬀerent vertical Hall-eﬀect sensors
on the same chip.
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Fig. 7. Conﬁguration of the measurement setup for (a) voltage-mode and (b)
current-mode.
sensitivities change with the distance between contact termi-
nals (DC) and with the N-well depth (W). By minimizing the
distance between contacts the sensitivity improves, with deeper
N-well diﬀusion it further increases. The Deep N-well and
Small-Distance sensor devices exhibit the best performance in
terms of current-mode sensitivity. The Basic sensor achieved
the lowest oﬀset (41.66 ± 8 %T) compared with the other
sensors. Fig. 8 gives an immediate view of the tested vertical
Hall devices in terms of current-mode sensitivity, voltage-
mode sensitivity and magnetic equivalent oﬀset.
TABLE II
Integrated four different vertical Hall sensors performance
Hall Device S I [%/T ] S V [V/AT ] VOS ,T [μV] BOS [μT ]
Basic 8±0.1 59±1 0.05±0.01 41.66±8
Small-Distance 8.7±0.2 50±1 0.075±0.015 83.33±17
Small-Width 5.6±0.4 78±2 0.65±0.01 406±6
Deep N-well 9±0.1 43±1 0.425±0.02 531±15
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Fig. 8. Comparison of four diﬀerent geometries of vertical Hall sensors in
terms of current-mode sensitivity, voltage-mode sensitivity and magnetic ﬁeld
equivalent oﬀset.
V. Conclusion
This paper presented a magnetic multi-sensors chip includ-
ing four diﬀerent vertical Hall sensors with diﬀerent geomet-
rical parameters and operated in current-mode. In presence
of an external magnetic ﬁeld, each sensor is able to provide
diﬀerential currents at the output terminals. Simulations with
mechanical stress show performance of the optimal geometry
minimally degraded. The worsening is about 2.5% under
a stress up to 250 MPa. Other structures and geometries
experience variations up to 100%. The chip has been fabricated
in a standard 0.18-μm CMOS process and successfully tested
over 10 diﬀerent prototypes. Measurement results show that
the Hall sensor in the basic conﬁguration achieves a sensitivity
better than 8 %T−1 when the magnetic ﬁeld is in the range
from 0 to 5 mT. The power consumption of the single sensor
is in the tens of μW range. The use of the symmetric 3-contacts
4-folded vertical Hall sensor and a current-mode approach
enables current spinning technique for oﬀset cancellation.
Future work will involve thinning the sensor down to 20-
μm thickness and integrating the sensor with an appropriate
readout circuit in a single chip to increase the magnetic
sensitivity. Whole bendable magnetic sensor patch is targeted
for enhancing the capabilities of electronic skin applications.
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